基于LTE的RS解扰的ASIC设计-豆柴文库

您所在位置：网站首页 / 基于LTE的RS解扰的ASIC设计.docx / 文档详情

在线预览结束，喜欢就下载吧，查找使用更方便

5 金币

下载文档

/ 2

下载提示

如果您无法下载资料，请参考说明：

1、部分资料下载需要金币，请确保您的账户上有足够的金币

2、已购买过的文档，再次下载不重复扣费

3、资料包下载后请先用软件解压，在使用对应软件打开

文本预览

基于LTE的RS解扰的ASIC设计
Introduction
Long-TermEvolution(LTE)isawirelesscommunicationstandardthatenableshigh-speeddatatransmissionformobiledevices.InLTE,thedownlinkreferencesignals(RS)areusedtoenablechannelestimationandsynchronizationatthereceiverend.However,theseRSsignalsarevulnerabletointerferencefromothersignals,whichcanresultinlowerperformanceofthewirelesscommunicationsystemandreduceddatarates.Hence,thereisaneedforasolutiontomitigatetheeffectsofthisinterference.ThispaperpresentsthedesignofanASICforRSdescramblingbasedonLTE.
LTEDownlinkReferenceSignals
InLTE,theRSsignalsaretransmittedinthefrequencyandtimedomains.Thefrequency-domainRSsignalsusetheso-calledCell-SpecificReferenceSignals(CRS)andtheUE-SpecificReferenceSignals(URS).TheCRSsignalsareusedforcell-specificmeasurements,whiletheURSsignalsareusedforUE-specificmeasurements.Thetime-domainRSsignalsaretransmittedusingthePhysicalDownlinkControlChannel(PDCCH)andthePhysicalDownlinkSharedChannel(PDSCH).
RSDescrambling
TheRSsignalscanbescrambledbyaCell-SpecificScramblingSequence(CSS)oraUE-SpecificScramblingSequence(USS).ThescrabmlingsequencesaregeneratedusingaZadoff-ChuoraSequenceShiftKeying(SSK)algorithm.WhentheRSsignalsarescrambled,thereceiverneedstodescrambletheminordertoperformchannelestimationandsynchronization.TheRSdescramblingprocessinvolvesapplyingacorrelationoperationbetweenthereceivedsignalandthecorrespondingdescramblingsequence.
ASICDesign
ThedesignofanASICforRSdescramblingisdividedintoseveralstages.Thefirststageinvolvesthedevelopmentofthehigh-levelarchitectureoftheASIC.Thesecondstageinvolvestheselectionofthetechnologyplatformandthedefinitionofthephysicaldesignandfloorplan.Thethirdstageinvolvesthedefinitionofthelogicdesign,simulation,andverification.Thefourthstageinvolvesthephysicaldesignandlayout.ThefifthstageinvolvesthefabricationandtestingoftheASIC.
Thehigh-levelarchitectureoftheASICconsistsofseveralfunctionalblocks,includingthecorrelationmodule,thedescramblingsequencegenerationmodule,theinputdatabuffer,andtheout